




Reconfigurable Distributed Power Electronics Technique for Solar PV Systems
Niazi, Kamran Ali Khan; Yang, Yongheng; Kerekes, Tamas; Séra, Dezso
Published in:
Electronics







Publisher's PDF, also known as Version of record
Link to publication from Aalborg University
Citation for published version (APA):
Niazi, K. A. K., Yang, Y., Kerekes, T., & Séra, D. (2021). Reconfigurable Distributed Power Electronics
Technique for Solar PV Systems. Electronics, 10(9), [1121]. https://doi.org/10.3390/electronics10091121
General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
            ? Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
            ? You may not further distribute the material or use it for any profit-making activity or commercial gain
            ? You may freely distribute the URL identifying the publication in the public portal ?
Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to
the work immediately and investigate your claim.
Downloaded from vbn.aau.dk on: August 24, 2021
electronics
Article
Reconfigurable Distributed Power Electronics Technique for
Solar PV Systems
Kamran Ali Khan Niazi 1 , Yongheng Yang 1,* , Tamas Kerekes 1 and Dezso Sera 2


Citation: Niazi, K.A.K.; Yang, Y.;
Kerekes, T.; Sera, D. Reconfigurable
Distributed Power Electronics
Technique for Solar PV Systems.
Electronics 2021, 10, 1121. https://
doi.org/10.3390/electronics10091121
Academic Editor: Alan Morrison
Received: 28 March 2021
Accepted: 7 May 2021
Published: 10 May 2021
Publisher’s Note: MDPI stays neutral
with regard to jurisdictional claims in
published maps and institutional affil-
iations.
Copyright: © 2021 by the authors.
Licensee MDPI, Basel, Switzerland.
This article is an open access article
distributed under the terms and
conditions of the Creative Commons
Attribution (CC BY) license (https://
creativecommons.org/licenses/by/
4.0/).
1 Department of Energy Technology, Aalborg University, 9220 Aalborg, Denmark; kkn@et.aau.dk (K.A.K.N.);
tak@et.aau.dk (T.K.)
2 School of Electrical Engineering & Robotics, Queensland University of Technology,
Brisbane, QLD 4000, Australia; dezso.sera@qut.edu.au
* Correspondence: yoy@et.aau.dk
Abstract: A reconfiguration technique using a switched-capacitor (SC)-based voltage equalizer
differential power processing (DPP) concept is proposed in this paper for photovoltaic (PV) systems at
a cell/subpanel/panel-level. The proposed active diffusion charge redistribution (ADCR) architecture
increases the energy yield during mismatch and adds a voltage boosting capability to the PV system
under no mismatch by connected the available PV cells/panels in series. The technique performs a
reconfiguration by measuring the PV cell/panel voltages and their irradiances. The power balancing
is achieved by charge redistribution through SC under mismatch conditions, e.g., partial shading.
Moreover, PV cells/panels remain in series under no mismatch. Overall, this paper analyzes,
simulates, and evaluates the effectiveness of the proposed DPP architecture through a simulation-
based model prepared in PSIM. Additionally, the effectiveness is also demonstrated by comparing it
with existing conventional DPP and traditional bypass diode architecture.
Keywords: reconfiguration; switched-capacitor (SC); voltage equalizer; differential power processing
(DPP); photovoltaic (PV); active diffusion charge redistribution (ADCR); traditional bypass diode
1. Introduction
Renewable energy sources are environmentally friendly sources of clean and green
energy. Renewable energy sources, hydro, solar, tidal, and wind power are continuously
increasing their share in electricity production. The global estimated energy share of various
renewable sources is given in Figure 1 [1]. Among these energy sources, photovoltaic (PV)
technology is increasing at a much faster rate than other existing renewable sources. The
continuous decline in the manufacturing cost of PV panels and the increase in solar cell
efficiency is the main reason for PV technology success. For example, a steep rise in the
electricity generated in Germany by PV systems has already reached around 50 GWp.
Moreover, PV generation even covers the energy requirement up to 50% in Germany on
some days [2].
In small PV applications, several PV cells are employed in series to achieve the desire
voltage level, where the current in series always remains the same. The current generation
in the PV cell depends on the irradiance level. Hence, under the same irradiance level, the
PV string that consists of series-connected PV cells has only a single maximum power point
(MPP). Hence, the cells in the string are contributing equally to the overall string power
(see Figure 2a). However, if the PV cells are subjected to a different level of irradiance
within the same string, the output currents from the PV cells become unequal. The unequal
currents cause a mismatch in a PV string. This mismatch phenomenon of unequal current
can be caused by several factors, e.g., partial shading caused by clouds, PV cell orientations,
soiling, equal or unequal aging, dirt, manufacturing differences, etc. [3].
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[4,5]. Hence, the string current starts to flow through these conducted diodes, as depicted 
in Figure 2b. The bypassed PV cells are shorted out. Therefore, there is no contribution 
from these PV cells towards the string’s output. Additionally, these bypass diodes cause 
multiple MPPs under mismatch due to the bypassing of low power-producing PV cells, 
as visualized in Figure 2c. These nonconvex output power characteristics lead to further 
complications for the maximum power point tracking (MPPT) algorithms in tracking the 
global power peak [6,7]. During mismatch, bypassed cells may become reverse-biased and 
start to dissipate power instead of producing power. Power dissipation increases the solar 
cell temperature, also known as hot-spots [8], as shown in Figure 3. These hot-spots in PV 
cells cause an early degradation and decrease the reliability of the overall PV system [9]. 
Moreover, the overall power extraction from a PV string is severely limited by mis-
matches, which adversely influences the long-term project economics [10].  
 
Figure 1. Global estimated energy share of renewable sources from 2019 [1]. 
 
Figure 2. Series-connected photovoltaic (PV) cells (cell1, cell2, and cell3): (a) no mismatch or par-
tial shading; (b) under mismatch with bypass diode D in ON-state; (c) power–voltage (P-V) char-
acteristics under mismatch and no mismatch. Here, Im is PV cell current and Ib is the bypass cur-
rent passing through the bypass diode. 
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Figure 2. Series-connected photovoltaic (PV) cells (cell1, cell2, and cell3): (a) no mismatch or partial shading; (b) under
mismatch with bypass diode D in ON-state; (c) power–voltag (P-V) characteristics under mismatch and no mismatch.
Here, Im is PV cell curre t and Ib is he bypass current passing through the bypass diode.
During mismatch, the affected (shaded) PV cells generate less current than the string
current. Therefore, the bypass diodes are used in parallel to PV cells or a group of
series-connected cells. These bypass diodes bypass the low-power-producing cell or
subpanel [4,5]. Hence, the string current starts to flow through these conducted diodes, as
depicted in Figure 2b. The bypassed PV cells are shorted out. Therefore, there is no contri-
bution from these PV cells towards the string’s output. Additionally, these bypass diodes
cause multiple MPPs under mismatch due to the bypassing of low power-producing PV
cells, as visualized in Figure 2c. These nonconvex output power characteristics lead to fur-
ther complications for the maximum power point tracking (MPPT) algorithms in tracking
the global power peak [6,7]. During mismatch, bypassed cells may become reverse-biased
and start to dissipate power instead of producing power. Power dissipation increases the
solar cell temperature, also known as hot-spots [8], as shown in Figure 3. These hot-spots in
PV cells cause an early degradation and decrease the reliability of the overall PV system [9].
Moreover, the overall power extraction from a PV string is severely limited by mismatches,
which adversely influences the long-term project economics [10].
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Figure 3. Infrared (IR) thermographic images of PV panels under partial shading showing 
hotspots: (a) shading from the panel in the front row, (b) un-expected shading on a bottom left 
cell, and (c) shading caused whole PV sub-module bypassed. 
To limit the mismatch effect in the PV system, there are static and dynamic configu-
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the mismatch. Hence, this greatly affects the connected loads. In all, static, as well as dy-
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Furthermore, there are also power electronic (PE)-based architectures to mitigate the 
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advantage of distributed power electronics (DPE) is the mitigation of mismatch effects in 
a PV system. Moreover, the DMPPT increases the energy yield of the overall system [18–
30]. Additionally, DPE converters can also help in the improvement of the system relia-
bility by reducing the hot-spots shown in Figure 3. However, the major and essential 
drawback of DC optimizer and microinverter architectures is the full power processing 
(FPP) by each PE converter. Hence, converters with full power ratings are necessary, 
which not only increases the losses but also the size of the PE converter. 
Furthermore, DPE-based DPP architectures are an emerging mismatch mitigation 
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[29,31,32]. Several DPP converters are presented in the literature, and they are also known 
as voltage equalizers. The partial power processing (PPP) voltage equalizers are DC-DC 
PE converters, which make it possible to process a small portion of the extra power stored 
by the energy storage element that is produced by the unshaded PV panels. The voltage 
equalizers or DPP converters include, buck-boost [33,34], switched-capacitor (SC) 
[20,35,36], isolated and non-isolated bus [37,38] DPP PE converters. However, these DPP 
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These external components make the topology size greater and the topology itself expen-
sive. Therefore, voltage equalizer applications are very limited, and it is difficult to apply 
them on small PV applications at the cell level to mitigate the mismatch issues, e.g., electric 
cars, wearable bags, moon hovers, drones, etc. 
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To li it the is atch effect in the P syste , there are static and dyna ic configu-
ration techniques. In static configurations, the position of PV cells re ains the sa e [11].
e er, they can be connected in various configurations, e.g., Series, Series-Parallel
(SP) [12], Total-Cross- ie (TCT) [13], Bridge-Linked (BL) [14] connections, etc. In dynamic
configurations, the PV cells are physically rearranged in various defined orders in r r t
r ce t r is atc [ ]. e cells r rr e i
f i i rses er t e tir rr
i l i tr er. e er, fi i t st ssi le arra ge ent increases the co -
l the dynamic reconfiguration techniques due to the unnecessary global m xi um
power peak (GMPP) search, which also causes an efficien y reduction. Furthermore, the
occurrenc of partial shading i dy amic reconfiguration is usually detected using a short
circuit current (Isc), which requires th load to be removed during the detection of the
mis atch. Henc , this greatly ffects the connected loa s. In all, static, s well as dynamic,
configurations are used to minimize partial shading losses.
rt er ore, there are also power lectronic (PE)-based architectures to mitigat
the effects of ismatches, which are presented in the literature at the PV string-, panel-,
subpanel-, and cell-level, as shown in Figure 4. These PE architectures typically include
microinverters, DC optimizers, and partial or differential power processing (DPP) con-
verters. The PE converters are also known as distributed maximum power point tracking
(D PPT) converters as they track the PP of each panel individually [15–17]. The ain
advantage of distributed power electronics (DPE) is the mitigation of mismatch effects in a
PV system. Moreover, the DMPPT increases the energy yield of the overall system [18–30].
Additionally, DPE converters can also help in the improvement of the system reliability by
reducing the hot-spots shown in Figure 3. However, the major and essential drawback of
DC optimizer and microinverter architectures is the full power processing (FPP) by each
PE converter. Hence, converters with full power ratings are necessary, which not only
increases the losses but also the size of the PE converter.
Furthermore, DPE-based DPP architectures are an emerging mismatch mitigation tech-
nique for addressing mismatch issues by only processing the mismatched power [29,31,32].
Several DPP converters are presented in the literature, and they are also known as voltage
equalizers. The partial power processing (PPP) voltage equalizers are DC-DC PE convert-
ers, which make it possible to process a small portion of the extra power stored by the
energy storage element that is produced by the unshaded PV panels. The voltage equal-
izers or DPP converters include, buck-boost [33,34], switched-capacitor (SC) [20,35,36],
isolated and non-isolated bus [37,38] DPP PE converters. However, these DPP converters
require external energy storage components, e.g., inductors and capacitors. These external
components make the topology size greater and the topology itself expensive. Therefore,
voltage equalizer applications are very limited, and it is difficult to apply them on small
PV applications at the cell level to mitigate the mismatch issues, e.g., electric cars, wearable
bags, moon hovers, drones, etc.
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Among these, SC-based DPP topologies have the advantage of a reduced circuit size,
because the power densities of inductive elements are 100–1000 times less than those of
capacitive elements [39,40]. Moreover, another capacitorless SC-based voltage equalizer
DPP topology is proposed in [18]. This capacitorless DPP topology uses the internal
diffusion capacitance Cd of solar cells, as shown in Figure 5a. This diffusion capacitance
is a parasitic element that originates from the P-N junction of PV cells. This ladder-
based capacitorless SC-based DPP topology is known as a diffusion charge redistribution
(DCR) architecture, which uses the diffusion capacitance Cd of a solar cell for mismatch
charge distribution. The mismatch charges are distributed by storing them in one cycle and
releasing them in the next cycle. The purpose of storing the mismatch charges is to maintain
the series current at a level equal to that of the current generated by a low-irradiance solar
cell. Moreover, the converter works at a high switching frequency, which helps in the
equalization of voltages by using diffusion capacitance Cd to extract maximum available
power from each solar cell. Additionally, the DCR topology reduces the size and cost
of the DPP topology. However, regardless of whether there is a mismatch or not, the
DCR topology has to operate continuously at a high switching frequency, which generates
unnecessary switching loss.
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To ad more features to the DCR voltage equalizer, a reconfigurable active dif usion
charge redistribution (ADCR) technique is present d in this paper, typically for small-scale
PV applic tions with limited siz . Th introduce m thodol gy uses DCR topol gy by
adding a reconfiguration feature. The reconfiguration feature c n h lp the system to op rate
the PV cells in series under no mismatch, which also adds a boosting v ltage capability
to the PV system. However, under mismatch, the introduced ADCR technique uses a
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reconfiguration feature without isolating the load to mitigate the effect of mismatch by
configuring itself to the DCR DPP converter. Therefore, in comparison to existing work [17],
our contribution applies a reconfiguration using the differential power processing (DPP)
converter for the first time in the literature (to the best of our knowledge). The existing DPP
converter-based voltage balancing technique presented in [17] incurs excessive switching
losses under no mismatch conditions due to the unnecessary switching of MOSFETS
in the DPP converter. This is one of the serious drawbacks of using the conventional
DCR approach, and this drawback can be mitigated by using the reconfiguration scheme
proposed in this work.
The paper is organized as follows. The theoretical background of the solar cell diffu-
sion capacitance is presented in Section 2. Section 3 presents the introduced ADCR DPP
technique along with the proposed reconfiguration algorithm, and the simulated results
are presented in Section 4. Finally, the conclusion is drawn in Section 5.
2. PV Cell Diffusion Capacitance
Generally, a single-diode model is used to represent PV cells, as depicted in Figure 6a.
The current-voltage (I-V) characteristics of the solar cell according to this commonly used
single-diode model can be expressed as [18]:




where Is is the solar cell current, Id is the diode current, Isc is the short circuit current, Vd is
the diode voltage, and Rsh is the shunt resistance.
However, the dynamics of the solar PV cells are not complete in the model presented
in Figure 6a. The solar cell model is completed by adding the parallel-connected diode
capacitance, and the modified model is shown in Figure 6b. In this model, the diode capaci-
tance is the combination of diffusion as well as the depletion layer capacitance. Importantly,
when the PV cell is operating near to maximum power voltage (Vmp), the diffusion capaci-
tance becomes dominant and the capacitance of the depletion region becomes very small
and can be ignored [41]. The diffusion capacitance depends exponentially on the solar cell
voltage and linearly on the solar cell diode current [41–43]. Additionally, the influence of
diffusion capacitance is essential because it relied on voltage and diode current. To express



















where η is the ideality factor for the diode, VT corresponds to the thermal voltage, C0 is the
dark diffusion capacitance, and I0 is the dark saturation current of the solar PV cell in the
dark. Additionally, the dark saturation current Io can be expressed as [44]:
Io =
A × npo × q × Dn
Ln
+
A × pno × q × Dp
Lp
(3)
where A is the area of PV cell, η is the diode factor, q is the charge of the electron, Dn is the
diffusion coefficient for electrons, Dp is the excess diffusion coefficient for holes, Ln is the
diffusion length of electrons, Lp is the diffusion length of holes, nno is the concentration of
the thermally generated holes at temperature T and npo is the concentration of the thermally
generated electrons at temperature T. Moreover, τF is the carrier lifetime for the minority
charges, which is dependent on the material properties. Generally, solar cells manufactured
from materials having a greater lifetime for the minority carrier show better efficiency.
Charge carriers with a longer life can stay for a longer period before recombining [45]. The
npo and τF can be expressed as [44]:
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Furthermore, the intrinsic diffusion capacitance of solar cells is of the order of hun-
dreds of microfarads (µF) when the cells are operated near the MPP voltage [46,47]. 
Hence, the intrinsic capacitance is sufficient for the voltage equalization in small-level PV 
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3. Proposed Technique 
The introduced DPP-based architecture using diffusion capacitances of five PV cells 
is depicted in Figure 7. The ADCR DPP-based voltage equalizer is a combination of PV 
cells connected in series when there is no mismatch. However, the ADCR reconfigures 
itself to a capacitorless SC-based DPP voltage equalizer architecture under mismatch con-
ditions [18]. For voltage equalization, diffusion capacitances of PV cells are used. Addi-
tionally, the introduced topology uses three extra switches to achieve reconfiguration in 
the DCR topology. Despite using three additional switches, the benefits of the introduced 
reconfiguration architecture are not impaired. Moreover, the traditional DCR topology is 
continuously switching at a high frequency even when there is no mismatch. 
Furthermore, the high switching frequency operation of the proposed ADCR recon-
figuration methodology under partial shading conditions is similar to the traditional DCR 
topology. However, the efficiency and performance of introduced architecture under nor-
mal conditions can dramatically improve in comparison to traditional DCR topology. Ad-
ditionally, the introduced reconfigurable voltage equalizer also boosts the voltage by con-
nected the available PV cells in series to achieve the desire application requirements. Fur-
thermore, the introduced ADCR can be applied to the subpanel or panel level PV appli-
cations by using external capacitors. The extra passives and active components can easily 
be accommodated on the back of a PV panel junction box.  
3.1. Mode of Operations 
The introduced ADCR voltage equalizer has three modes of operation, which are 
shown in Figure 7. The introduced ADCR voltage equalizer operates in Mode 1 under no 
mismatch. During mismatch, the ADCR splits into two strings and starts to operate in 
Mode 2 and Mode 3. Hence, under mismatch, the string of N series-connected cells are 
connected parallel with a switched-ladder string of N-1 PV cells. This switched-ladder-
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Furthermore, the intrinsic diffusion capacitance of solar cells is of the order of hun-
dreds of microfarads (µF) when the cells are operated near the MPP voltage [46,47]. Hence,
the intrinsic capacitance is sufficient for the voltage equalization in small-level PV applica-
tions. Additionally, it is an effective way to reduce the size of the converter for small-level
PV applications by limiting the external passive capacitance elements. Moreo er, archi-
tectures like resonant SC (RSC) converters were p lied at the PV subpanel-level p wer
balancing. Therefore, external capacitance elements ere required to achieve the r quired
v ltage equalization b cause the effe tive c pacitance of a subpanel string may not b
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3. Proposed Technique
The introduced DPP-based architecture using diffusion capacitances of five PV cells
is depicted in Figure 7. The ADCR DPP-based voltage equalizer is a combination of PV
cells connected in series when there is no mismatch. However, the ADCR reconfigures
itself to a capacitorless SC-based DPP voltage equalizer architecture under mismatch
conditions [18]. For voltage equalization, diffusion capacitances of PV cells are used.
Additionally, the introduced topology uses three extra switches to achieve reconfiguration
in the DCR topology. Despite using three additional switches, the benefits of the introduced
reconfiguration architecture are not impaired. Moreover, the traditional DCR topology is
continuously switching at a high frequency even when there is no mismatch.
Furthermore, the high switching frequency operation of the proposed ADCR reconfig-
uration methodology under partial shading conditions is similar to the traditional DCR
topology. However, the efficiency and performance of introduced architecture under
normal conditions can dramatically improve in comparison to traditional DCR topology.
Additionally, the introduced reconfigurable voltage equalizer also boosts the voltage by
connected the available PV cells in series to achieve the desire application requirements.
Furthermore, the introduced ADCR can be applied to the subpanel or panel level PV
applications by using external capacitors. The extra passives and active components can
easily be accommodated on the back of a PV panel junction box.
3.1. Mode of Operations
The introduced ADCR voltage equalizer has three modes of operation, which are
shown in Figure 7. The introduced ADCR voltage equalizer operates in Mode 1 under no
mismatch. During mismatch, the ADCR splits into two strings and starts to operate in Mode
2 and Mode 3. Hence, under mismatch, the string of N series-connected cells are connected
parallel with a switched-ladder string of N-1 PV cells. This switched-ladder-based string is
used for charge balancing during mismatch. The charge balancing is performed at a high
Electronics 2021, 10, 1121 7 of 16
switching frequency by switching repetition in Mode 2 and Mode 3 to acquire the desire
PV cell voltage equalization.
3.1.1. Mode 1
Under no-mismatch conditions, the introduced ADCR voltage equalizer operates in
Mode 1. The schematic of the ADCR voltage equalizer in Mode 1 is shown in Figure 7b.
The equivalent circuit shows that all PV cells are in series, and the same current follows
through all PV cells. In Mode 1, the switches SA and SB turned ON to bring the PV cells in
series by keeping the switches S1, S2, S3, S4, S5, S6, and SC in OFF-state.
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3.1.2. Mode 2
The equivalent circuit configuration for the introduced ADCR voltage equalizer in
Mode 2 is presented in Figure 7c. In Mode 2, the switches S1, S3, S5, and SC are in ON-state
by keeping all other switches S2, S4, S6, SA, and SB in OFF-state. In Figure 7c, each PV cell
is equivalently illustrated as a combination of a light-generated current Ipi,1, and diffusion
capacitance current Ici,1 (i = 1–5). In Mode 2, the diffusion capacitance gets charged to
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process the mismatched power and the current flows are depicted in Figure 7c. The current
flow through the PV cells can be written as
Icell3,2 = Icell5,2 + Icell2,2 = Icell4,2 + Icell1,2 = Io,2 (6)
where Icell1,2, Icell2,2, Icell3,2, Icell4,2, and Icell5,2 are the cell1, cell2, cell3, cell4, and cell5 current
during Mode 2, respectively. Similarly, Io,2 is the output currents during Mode 2.
3.1.3. Mode 3
In Mode 3, the switches S2, S4, S6, and SC are turned ON by turning all other switches
S1, S3, S5, SA, and SB OFF. In this mode, the ADCR redistribute or discharges the mismatch
charges stored during Mode 2. The equivalent circuit configuration is shown in Figure 7d,
which is a combination of light generate current Ipi,3 and diffusion capacitance current Ici,3.
Moreover, the current flow through the PV cells can be written as
Icell3,3 + Icell5,3 = Icell2,3 + Icell4,3 = Icell1,3 = Io,3 (7)
where Icell1,3, Icell2,3, Icell3,3, Icell4,3, and Icell5,3 are the cell1, cell2, cell3, cell4, and cell5 current
during Mode 3, respectively. Similarly, Io,3 is the output current during Mode 3.
3.2. Power Loss Analysis
The major losses in the introduced reconfigurable ADCR architecture are due to
MOSFET switches, which include switching and conduction losses. The ON-state power
(Pon) and switching power losses (Pswloss) can be calculated by






i(tsw_on) × ton + i(tsw_o f f ) × to f f
]
fsw (9)
where Ron is the ON-state resistance of the MOSFETs and I is the current flowing through
the switches while the switch is in ON-state. Similarly, VDS is the drain to source voltage of
MOSFET, i(tsw_on) is the instantaneous MOSFET current during the turn-ON, i(tsw_off) is the
current during the turn-OFF, ton and toff are the rise and fall time of the switch, which can
be found from the datasheet.
The overall power losses for ADCR can be found from (8) and (9), which are given as
Pt =
{
Pon, Vd ≤ Vt
Pon + Pswloss, Vd > Vt
(10)
where Pt is the total power loss, Vd is the voltage difference between the maximum and
minimum voltage of the PV cells, and Vt is the threshold voltage value.
3.3. Proposed Reconfiguration Method
The examination of the proposed work is performed by considering a system similar
to a system shown in Figure 7. For the examination, five PV panels are considered, where
each panel consists of twelve series-connected PV cells. The proposed reconfiguration
algorithm is presented in Figure 8. In the proposed work, the voltage and irradiance across
each PV panel are measured. Based on these measured values, the algorithm performed a
reconfiguration. Firstly, the voltage differences are calculated. If the voltage differences
exceed a certain defined threshold value, it indicates that there is a mismatch between the
series-connected panels. Hence, the algorithm converts the series system into a DPP system.
Afterward, the irradiances over the PV panels are measured to monitor the status of the
system that the mismatch still exists or not. If the irradiance difference over the PV panels
is less than a defined threshold, the algorithm brings the system back to a series-connected
system. The algorithm is tested under various partial shadings cases in PSIM, as discussed
in the following section.
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4. Results and Discussion
To validate the significance of a proposed ADCR voltage equalizer, a simulation test
was built in PSIM. The specifications of a PV panel consisting of twelve solar PV cells in
series used for the validation are given in Table 1. The ADCR circuit used for the simulation
test is depicted in Figure 7. For evaluation, several mismatch cases (i.e., Case 1, Case 2, Case
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3, and Case 4) were developed by varying the irradiance (E) over the PV panels shown
in Figure 7. The mismatch cases are given in Figure 9. The irradiances were varied from
1000 W/m2 to 250 W/m2. Hence, the output currents of the PV panels were distinct due
to the different irradiances. These mismatch cases were developed by considering the
applications, which are of variable shapes, e.g., solar cars, solar wearable bags, etc.
Moreover, the operating frequency (f ) of the MOSFET switches during mismatch
under Modes 2 and 3 is 100 kHz at a 50% duty cycle.
Furthermore, the inherent diffusion capacitance Cd of PV cells is 1 mF when consid-
ering the capacitor voltage ripples ∆Vd less than 5%. Therefore, a capacitance of 50 µF
is considered by considering the capacitor voltage ripples ∆Vd for a PV panel in Table 1,
which consists of twelve PV cells in series. Hence, the series connection of PV cells brings
their capacitances in parallel. As mentioned above, the Cd depends on the biasing voltage,
carrier lifetime, and cell area. In [48], the value of Cd at the MPP voltage (i.e., 0.574 V) is
greater than 6.0 mF for a PV cell size of 125 mm × 125 mm. In other examples, the Cd is
100 µF at 0.43 V for a PV cell size 20 mm × 40 mm with a carrier lifetime of 4.12 × 10−5 s at
0.43 V [47] and around 20 µF for a PV cell size of 152 mm × 152 mm with a carrier lifetime
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Table 1. PV panel rating at standard temperature condition (STC): Irradiance (E) = 1000 W/m2 and
Temperature (T) = 25◦.
Maximum power (Pmax) 20.18 W
Voltage at maximum power (Vmp) 5.68 V
Current at maximum power(Imp) 3.55 A
Voltage at open-circuit (Voc) 7.03 V
Current at short-circuit (Isc) 3.80 A
However, there are several MPPs when using the bypass diode in Figure 10b–d for mis-
match cases 2–4, respectively. Hence, the ADCR significantly minimizes the computational
complexity of the MPPT scheme for MPP tracking.
Furthermore, Figure 11 illustrates the maximum output power harvested by the
introduced ADCR reconfigurable DPP and a conventional bypass diode topology under
the mismatch cases shown in Figure 9. In Figure 11, the power harvested by the bypass
diode architecture is 100.89 W, 60.34 W, 48.43 W, and 31.15 W for mismatch Case 1, Case 2,
Case 3, and Case 4, respectively. However, it is 100.89 W, 69.15 W, 67.49 W, and 43.69 W for
Case 1, Case 2, Case 3, and Case 4, respectively for the ADCR voltage equalizer. Hence, it
shows that the bypass diode architecture loses a significant amount of power even under
low mismatch scenarios. Moreover, the result in Figure 11 shows that the ADCR is 28%
(Case 4) more efficient than traditional bypass diode architecture under severe mismatch
conditions. Therefore, the introduced ADCR architecture causes a significant improvement
in power extraction.
In Figure 12, the introduced reconfiguration architecture in Figure 9 is compared
with the existing conventional DCR architecture in Figure 7a. The comparison is based
on the energy loss in a day by considering the peak sun hours (PSH) to be equal to ten.
For evaluation, a 1.180 kW system is considered consisting of 59 solar PV panels, where
30 series-connected panels are connected in parallel with a switched ladder-based string
consisting of 29 series-connected PV panels, which are used for charge transfer. The rating
of each solar PV panel is given in Table 1. The MOSFETs used for evaluation are IRF9910,
which is switching at 100 kHz in DPP mode. Six different scenarios are considered, as
shown in Figure 12, i.e., 0, 2, 4, 6, 8, and 10 h of shading in a day. The shading pattern is
similar to mismatch Case 2 in Figure 9, where one panel from a string consisting of an N
panel and the other from N-1 is shaded. It can be seen from Figure 12 when the shading is
less than 8 hours in a day that the introduced ADCR lost less energy than the conventional
DCR. However, if the system has a shading of 8 hours or more, the introduced ADCR lost
more energy than the conventional approach. However, the introduced ADCR is more
effective as compare to traditional DCR because the number of shading hours in a day is
very less or even there is no shading throughout the day.
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l . l lt i t s s i e i ig re 9 for the introduced ADCR DPP
Cas Vc1 (V) c2 ( ) c3 ( ) c4 ( ) c5 ( )
Case 1 5.68 5.68 5.68 5.68 5.68
Case 6.36 6. 6.
Case 3 6.65 6.58 6.40 6.65 6.58
Case 4 6.12 6.27 6.21 6.27 6.21
t f i t i tri c sisti f series-
anels. It was observed that he mismatch in the PV string causes a ub tan-
ti l power reduction even when the PV panels ncounter a small perc ntage of shading.
Moreover, in a PV setup with an ADCR archite ture, th energy yield un er various mis-
atch conditions is at its maximu when compared to a PV array with bypass diodes and
DCR DPP architecture. Additionally, the resulting P-V characteristics curve has only one
power peak when ADCR is used. Hence, ADCR improves tracking efficiency by reducing
the complexity of MPPT algorithms. In all, the PV panel array with ADCR strategy ex-
tracted noticeable higher energy under mis atch. Overall, the ADCR topology can be used
for the PV cell, subpanel, and panel-level applications by carefully selecting the electrical
components without affecting the performance and efficiency of the system.
5. Conclusions
This paper proposed a new cell/panel-level power electronics (PEs)-based active
diffusion charge redistribution (ADCR) reconfigurable mismatch mitigation technique. The
introduced technique detects the mismatch by measuring the PV cell/panel voltages and
irradiance level across the solar PV cells/panels. The difference between the cell/panel
voltages greater than the threshold voltage confirms the occurrence of mismatch. The
proposed architecture increases the energy yield and improves the overall efficiency under
the shade and no shade scenarios. This reconfiguration architecture brings the solar
cells/panels under no mismatch in series and reconfigures itself into a voltage equalizer
differential power processing (DPP) architecture during mismatch. Moreover, ADCR
only processes partial power in order to minimize the number of external energy storage
components. For this purpose, parallel-connected capacitances of PV cells/panels are used
for power balancing at a cell/panel level. The results show that the ADCR string yields
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more energy under normal and various mismatched conditions compared to the traditional
PV cells/panels connected in series with bypass diodes. The ADCR is also compared with
conventional diffusion charge redistribution (DCR) architecture under different shading
hours in a day. The ADCR lost less energy when compared with DCR. Furthermore, the
ADCR boosts the voltage under no shade conditions. Additionally, the introduced ADCR
is flexible, as it can be applied to cell/subpanel/panel-level PV applications by carefully
considering the parallel-connected capacitors. The extra passive and active components
can be placed on the rear side of a PV panel junction box.
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